首页>
外国专利>
Array-based integrated circuit with reduced proximity effects
Array-based integrated circuit with reduced proximity effects
展开▼
机译:减少邻近效应的基于阵列的集成电路
展开▼
页面导航
摘要
著录项
相似文献
摘要
An integrated circuit and method of generating a layout for an integrated circuit in which circuitry peripheral to an array of repetitive features, such as memory or logic cells, is realized according to devices constructed similarly as the cells themselves, in one or more structural levels. The distance over which proximity effects are caused in various levels is determined. Those proximity effect distances determine the number of those features to be repeated outside of and adjacent to the array for each level, within which the peripheral circuitry is constructed to match the construction of the repetitive features in the array.
展开▼