MULTILAYER INTERCONNECTION FIRST INTEGRATION SCHEME FOR GRAPHENE AND CARBON NANOTUBE TRANSISTOR BASED INTEGRATION

摘要

Integrated circuit multilayer integration techniques are provided. In one aspect a method of fabricating an integrated circuit is provided. The method includes the following steps. A substrate is provided. A plurality of interconnect layers are formed on the substrate arranged in a stack each interconnect layer comprising one or more metal lines wherein the metal lines in a given one of the interconnect layers are larger than the metal lines in the interconnect layers if present above the given interconnect layer in the stack and wherein the metal lines in the given interconnect layer are smaller than the metal lines in the interconnect layers if present below the given interconnect layer in the stack. At least one transistor is formed on a top most layer of the stack.