首页>
外国专利>
Circuit for mitigating write disturbance of dual-port SRAM
Circuit for mitigating write disturbance of dual-port SRAM
展开▼
机译:减轻双端口SRAM写干扰的电路
展开▼
页面导航
摘要
著录项
相似文献
摘要
A circuit for mitigating write disturbance including a first and a second discharge control paths is provided and applied to the dual-port SRAM. The first discharge control path is connected to bit lines of the second port and the first port, and a first control line. The second discharge control path is connected to inverse bit lines of the second port and the first port, and the first control line. A first discharge current is generated when the bit line of the second and the first ports are respectively at a high level voltage, and a low level voltage, and the first control line operates. A second discharge current is generated when the inverse bit line of the second and the first ports are respectively at the high level voltage and the low level voltage, and the first control line operates.
展开▼