首页> 外国专利> FinFET with back gates, reduced punch height variation without punch through

FinFET with back gates, reduced punch height variation without punch through

机译:带背栅的FinFET,减少了打孔高度变化而无需打通

摘要

A FinFET having a barrier layer under the back gate and FinFET channel of the FinFET, wherein the barrier layer has a larger band gap than that of the back gate. The barrier layer acts as an etch stop layer beneath the fin channel, resulting in a reduction in fin channel high variation. Backgate provides improved current control. Due to the barrier layer with a larger band gap, there is less punch through. The FinFET may also include a deeply buried stressor adjacent to the source / drain diffusion and through a large band gap barrier layer.
机译:一种具有在背栅和FinFET的FinFET沟道下方的势垒层的FinFET,其中该势垒层的带隙比背栅的带隙大。阻挡层用作鳍沟道下方的蚀刻停止层,从而减小了鳍沟道的高变化。 Backgate提供了改进的电流控制。由于阻挡层具有较大的带隙,因此穿通较少。 FinFET还可以包括与源极/漏极扩散相邻并穿过大带隙势垒层的深埋应力源。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号