首页>
外国专利>
Vertical-channel type junction SiC power FET and method of manufacturing same
Vertical-channel type junction SiC power FET and method of manufacturing same
展开▼
机译:垂直沟道型结SiC功率FET及其制造方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
In order to secure the performance of a SiC-based JFET having an impurity diffusion rate lower than silicon-based one, a gate depth is secured while precisely controlling a distance between gate regions, instead of forming gate regions by ion implantation into the side wall of a trench. This means that a channel region defined by a gate distance and a gate depth should have a high aspect ratio. Further, due to limitations of process, a gate region is formed within a source region. Formation of a highly doped PN junction between source and gate regions causes various problems such as inevitable increase in junction current. In addition, a markedly high energy ion implantation becomes necessary for the formation of a termination structure. In the invention, provided is a vertical channel type SiC power JFET having a floating gate region below and separated from a source region and between gate regions.
展开▼