首页> 外国专利> MIXED REDUNDANCY SCHEME FOR INTER-DIE INTERCONNECTS IN A MULTICHIP PACKAGE

MIXED REDUNDANCY SCHEME FOR INTER-DIE INTERCONNECTS IN A MULTICHIP PACKAGE

机译:多芯片封装中模间互连的混合冗余方案

摘要

Integrated circuit packages with multiple integrated circuit dies are provided. A multichip package may include a master die that is coupled to one or more slave dies via inter-die package interconnects. A mixed (i.e., active and passive) interconnect redundancy scheme may be implemented to help repair potentially faulty interconnects to improve assembly yield. Interconnects that carry normal user signals may be repaired using an active redundancy scheme by selectively switching into use a spare driver block when necessary. On the other hand, interconnects that carry power-on-reset signals, initialization signals, and other critical control signals for synchronizing the operation between the master and slave dies may be supported using a passive redundancy scheme by using two or more duplicate wires for each critical signal.
机译:提供了具有多个集成电路管芯的集成电路封装。多芯片封装可以包括通过管芯间封装互连耦合到一个或多个从管芯的主管芯。可以实施混合的(即,有源和无源的)互连冗余方案以帮助修复潜在故障的互连以提高组装良率。可以通过主动冗余方案通过在必要时有选择地切换为使用备用驱动器块来修复承载正常用户信号的互连。另一方面,可以使用无源冗余方案来支持承载上电复位信号,初始化信号和其他用于使主控和从属管芯之间的操作同步的其他关键控制信号的互连,方法是为每个互连使用两条或更多条重复导线关键信号。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号