首页> 外国专利> Dual FIN integration for electron and hole mobility enhancement

Dual FIN integration for electron and hole mobility enhancement

机译:双FIN集成可增强电子和空穴迁移率

摘要

A technique for forming a semiconductor device is provided. Sacrificial mandrels are formed over a hardmask layer on a semiconductor layer. Spacers are formed on sidewalls of the sacrificial mandrels. The sacrificial mandrels are removed to leave the spacers. A masking process leaves exposed a first set of spacers with a second set protected. In response to the masking process, a first fin etch process forms a first set of fins in the semiconductor layer via first set of spacers. The first set of fins has a vertical sidewall profile. Another masking process leaves exposed the second set of spacers with the first set of spacers and the first set of fins protected. In response to the other masking process, a second fin etch process forms a second set of fins in semiconductor layer using the second set of spacers. The second set of fins has a trapezoidal sidewall profile.
机译:提供了一种用于形成半导体器件的技术。在半导体层上的硬掩模层上方形成牺牲心轴。在牺牲心轴的侧壁上形成垫片。去除牺牲心轴以留下间隔物。掩膜工艺使第一组隔离物暴露,第二组隔离物受到保护。响应于掩模工艺,第一鳍片蚀刻工艺经由第一组间隔物在半导体层中形成第一组鳍片。第一组鳍片具有垂直的侧壁轮廓。另一掩膜工艺使第二组隔离物暴露在第一组隔离物和第一组鳍片被保护的情况下。响应于另一掩模工艺,第二鳍蚀刻工艺使用第二组间隔物在半导体层中形成第二组鳍。第二组鳍片具有梯形的侧壁轮廓。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号