首页> 外国专利> SINGLE-WAFER REAL-TIME ETCH RATE AND UNIFORMITY PREDICTOR FOR PLASMA ETCH PROCESSES

SINGLE-WAFER REAL-TIME ETCH RATE AND UNIFORMITY PREDICTOR FOR PLASMA ETCH PROCESSES

机译:单晶片实时刻蚀速率和等离子体刻蚀过程的均匀度预测器

摘要

The present disclosure relates to semiconductor manufacturing, in particular to a real-time method for qualifying the etch rate for plasma etch processes. A method for testing a semiconductor plasma etch chamber may include: depositing a film on a substrate of a wafer, the wafer including a center region and an edge region; depositing photoresist on top of the film in a pattern that isolates the center region from the edge region of the wafer; and performing an etch process on the wafer that includes at least three process steps. The three process steps may include: etching the film in any areas without photoresist covering the areas until a first clear endpoint signal is achieved; performing an in-situ ash to remove any photoresist; and etching the film in any areas exposed by the removal of the photoresist until a second clear endpoint is achieved. The method may further include determining whether both endpoints are achieved within respective previously set tolerances, and, if both endpoints are achieved within the previously set tolerance, qualifying the plasma etch chamber as verified.
机译:[0001]本公开涉及半导体制造,尤其涉及用于为等离子体蚀刻工艺限定蚀刻速率的实时方法。一种测试半导体等离子体蚀刻室的方法,可以包括:在晶片的基板上沉积膜,该晶片包括中心区域和边缘区域;以及以使晶片的中心区域与边缘区域隔离的图案在膜的顶部上沉积光致抗蚀剂;在晶片上执行蚀刻工艺,包括至少三个工艺步骤。这三个过程步骤可以包括:在任何区域蚀刻膜,而没有光致抗蚀剂覆盖该区域,直到获得第一清晰终点信号为止;以及执行原位灰分以去除任何光刻胶;在通过去除光致抗蚀剂而暴露的任何区域中蚀刻膜,直到获得第二个清晰的终点。该方法可以进一步包括确定两个端点是否都在相应的先前设置的公差内实现,并且,如果两个端点都在先前设置的公差内实现,则使等离子体蚀刻室合格。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号