Active and stall cycle based dynamic scaling of processor frequency and bus bandwidth

摘要

Techniques for determining the active time and stall time of a processing unit as separate values at different operating frequencies of the processing unit and the bus bandwidths of the bus interconnecting the processing unit to system memory are described. The techniques may adjust the operating frequency and / or bus bandwidth of the processing unit based on the determined activation times and stall times.