首页> 外国专利> MANUFACTURING PROCESS FOR SEPARATING LOGIC AND MEMORY ARRAY

MANUFACTURING PROCESS FOR SEPARATING LOGIC AND MEMORY ARRAY

机译:分离逻辑和内存阵列的制造过程

摘要

A semiconductor device is disclosed including an integrated memory module. The integrated memory module may include a pair of semiconductor die, which together, operate as a single, integrated flash memory. In one example, the first die may include the memory cell array and the second die may include the logic circuit such as CMOS integrated circuits. In one example, the second die may be flip-chip bonded to the first die. The flip-chip bond pads on the first and second dies may be made small, with a small pitch, to allow a large number of electrical interconnections between the first and second semiconductor dies.
机译:公开了一种包括集成存储模块的半导体器件。集成存储器模块可以包括一对半导体管芯,它们一起作为单个集成闪存操作。在一个示例中,第一管芯可以包括存储单元阵列,第二管芯可以包括逻辑电路,例如CMOS集成电路。在一个示例中,第二管芯可以倒装芯片结合到第一管芯。第一管芯和第二管芯上的倒装芯片键合焊盘可以做得小,间距小,以允许第一半导体管芯和第二半导体管芯之间的大量电互连。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号