首页>
外国专利>
LESS-PESSIMISTIC STATIC TIMING ANALYSIS FOR SYNCHRONOUS CIRCUITS
LESS-PESSIMISTIC STATIC TIMING ANALYSIS FOR SYNCHRONOUS CIRCUITS
展开▼
机译:同步电路的最小悲观静态时序分析
展开▼
页面导航
摘要
著录项
相似文献
摘要
A static timing analysis controller includes a feedback loop identification module that identifies invariable flip flop feedback loops of an integrated circuit design, and adds the identified feedback loops to false path lists. The static timing analysis controller then performs timing update operations and identifies hold violations based on the invariable flip flop feedback loops included in the false path list. In turn, the static timing analysis controller identifies reduced or less pessimistic numbers of hold violations, resulting in fewer buffers added to the integrated circuit design.
展开▼