首页> 外国专利> METHOD AND GATE RUCTURE FOR THRESHOLD VOLTAGE MODULATION IN TRANSISTORS

METHOD AND GATE RUCTURE FOR THRESHOLD VOLTAGE MODULATION IN TRANSISTORS

机译:晶体管阈值电压调制的方法和门结构

摘要

The present technology provides a structure capable of independently controlling the threshold voltages of the N-channel transistor and the P-channel transistor, and a method for manufacturing the semiconductor device. step; Forming a first stack layer including a first gate insulating layer and a first work function layer containing aluminum on the first gate insulating layer on the substrate of the PMOS region; A second stack layer including a second gate insulating layer, a threshold voltage control layer containing lanthanum on the second gate insulating layer, and a second work function layer on the threshold voltage control layer is formed on the substrate of the NMOS region. To do; And performing annealing to form a first dipole-interface by diffusion of the aluminum and a second dipole-interface by diffusion of the lanthanum, respectively, in the first gate insulating layer and the second gate insulating layer. Can.
机译:本技术提供了能够独立地控制N沟道晶体管和P沟道晶体管的阈值电压的结构,以及用于制造半导体器件的方法。步;在PMOS区域的衬底上的第一栅极绝缘层上形成包括第一栅极绝缘层和包含铝的第一功函数层的第一堆叠层;在NMOS区域的衬底上形成第二堆叠层,该第二堆叠层包括第二栅极绝缘层,在第二栅极绝缘层上的包含镧的阈值电压控制层以及在阈值电压控制层上的第二功函数层。去做;并且在第一栅极绝缘层和第二栅极绝缘层中分别通过铝的扩散进行退火以形成第一偶极界面,并且通过镧的扩散进行退火以形成第二偶极界面。能够。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号