Automated Synthesis of Digital Hardware Modules: Simulation and Verification of Interconnections.

摘要

The final report describes research in hardware synthesis, layout, compaction and area estimation. The most important results involve the wireability analysis for gate arrays, the derivation of Rent's rule, extensions of Hafer's register-transfer synthesis model, and the specification of a data structure to represent hardware design data for use in an expert system. (Author)