首页>
外国专利>
Debugging Apparatus Using Both Very Large Scaled Digital System Realized in Hardware and Simulation and Debugging Method For Verifying Ultra Large Design
Debugging Apparatus Using Both Very Large Scaled Digital System Realized in Hardware and Simulation and Debugging Method For Verifying Ultra Large Design
PURPOSE: A debugging device and a method are provided to make an application of a design verifying method mixed by an emulation with a simulation of a large-sized digital system possible although a scale of a design verification-objected circuit is exceeded to a limit of the simulation in a design verification for mixing the emulation with the simulation thereof. CONSTITUTION: An extended circuit capable of performing an input/output probe is automatically created by adding a probe additional circuit for an input/output probe to a design verification and a check-objected circuit. An input/output probe interface module(26) connects a hardware board embodied by the extended circuit in a hardware chip to server computers(20), controls a performance of the hardware board, performs an input/output probe with respect to the hardware chip on the hardware board in a specific time or a specific condition, and exchanges performance result information with respect to a design verification and a check-objected entire circuits or a partial circuit between the server computer(20) and the hardware chip rapidly. An emulation and a simulation are performed at least one times automatically alternately using the server computer(20) and a predetermined simulation server computer for simulating the design verification and the check-objected entire circuits or the partial circuit. Thus, an effective debugging is possible.
展开▼