...
首页> 外文期刊>Analog Integrated Circuits and Signal Processing >A 10-bit 1.8 V 45 mW 100 MHz CMOS transmitter chip for use in an XDSL modem in a home network
【24h】

A 10-bit 1.8 V 45 mW 100 MHz CMOS transmitter chip for use in an XDSL modem in a home network

机译:10位1.8 V 45 mW 100 MHz CMOS发射器芯片,用于家庭网络中的XDSL调制解调器

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

This paper describes a 10-bit 1.8 V 45 mW 100 MHz transmitter chip (TX chip) that is fabricated using 0.18 μm 1P6 M CMOS technology for use in an xDSL modem in a home network. The chip is composed of a 10-bit segmented digital-to-analog converter (DAC) and a fully differential adaptive line driver (LD). In designing the DAC, the switched-current method is used to increase the conversion speed; the anti-process-variation current cell with threshold-voltage compensation is used to reduce the linearity error, and the current cell, with differential input and gain boosting, is used to minimize the feedthrough error and tapered error distribution. The circuit layout of the current source has four-phase symmetry, not only to increase the linearity but also to eliminate the gradient error. To design a fully differential adaptive LD, the feed-forward capacitor and quiescent current control circuit are used to reduce the zero-crossing distortion and to minimize the second-order harmonic. Additionally, the power efficiency is increased using an output-impedance matching circuit. Measurements reveal that, for a TX chip at a differential load of 100 Ω and a supplied voltage of 1.8 V, the efficient number of bits, operating frequency, output voltage, output current, power consumption, differential nonlinearity error and integral nonlinearity error are 9 bits, 100 MHz, ± 0.874 V, ± 10 mA, 45.8 mW, -0.80 to +0.62 LSB, and -0.92 to +0.82 LSB, respectively.
机译:本文介绍了一种10位1.8 V 45 mW 100 MHz发送器芯片(TX芯片),该芯片使用0.18μm1P6 M CMOS技术制造,用于家庭网络中的xDSL调制解调器。该芯片由一个10位分段数模转换器(DAC)和一个全差分自适应线路驱动器(LD)组成。在设计DAC时,采用开关电流方法来提高转换速度。具有阈值电压补偿的抗过程变化电流单元用于减小线性误差,而差分输入和增益提升的电流单元则用于减小馈通误差和锥形误差分布。电流源的电路布局具有四相对称性,不仅可以增加线性度,而且可以消除梯度误差。为了设计全差分自适应LD,使用前馈电容器和静态电流控制电路来减小过零失真并最小化二阶谐波。另外,使用输出阻抗匹配电路可以提高功率效率。测量表明,对于差分负载为100Ω且供电电压为1.8 V的TX芯片,有效位数,工作频率,输出电压,输出电流,功耗,差分非线性误差和积分非线性误差为9位,分别为100 MHz,±0.874 V,±10 mA,45.8 mW,-0.80至+0.62 LSB和-0.92至+0.82 LSB。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号