首页> 外文期刊>ACM Transactions on Design Automation of Electronic Systems >Runtime Slack Creation for Processor Performance Variability using System Scenarios
【24h】

Runtime Slack Creation for Processor Performance Variability using System Scenarios

机译:使用系统场景的处理器性能变异性的运行时松弛创建

获取原文
获取原文并翻译 | 示例

摘要

Modern microprocessors contain a variety of mechanisms used to mitigate errors in the logic and memory, referred to as Reliability, Availability, and Serviceability (RAS) techniques. Many of these techniques, such as component disabling, come at a performance cost. With the aggressive downscaling of device dimensions, it is reasonable to expect that chip-wide error rates will intensify in the future and perhaps vary throughout system lifetime. As a result, it is important to reclaim the temporal RAS overheads in a systematic way and enable dependable performance. The current article presents a closed-loop control scheme that actuates processor's frequency based on detected timing interference to ensure performance dependability. The concepts of slack and deadline vulnerability factor are introduced to support the formulation of a discrete time control problem. Default application timing is derived using the system scenario methodology, the applicability of which is demonstrated through simulations. Additionally, the proposed concept is demonstrated on a real platform and application: a Proportional-Integral-Differential controller, implemented within the application, actuates the Dynamic Voltage and Frequency Scaling (DVFS) framework of the Linux kernel to effectively reclaim temporal overheads injected at runtime. The current article discusses the responsiveness and energy efficiency of the proposed performance dependability scheme. Finally, additional formulation is introduced to predict the upper bound of timing interference that can be absorbed by actuating the DVFS of any processor and is also validated on a representative reduction to practice.
机译:现代微处理器包含各种机制,用于减轻逻辑和内存中的错误,称为可靠性,可用性和可维护性(RAS)技术。这些技术中的许多技术,例如组件禁用,以性能成本来。随着器件尺寸的积极缩小,预计芯片范围的错误率将在未来增强,并且在整个系统寿命中可能会有所不同。结果,重要的是以系统的方式回收时间RAS开销并实现可靠的性能。本文提出了一种闭环控制方案,其基于检测到的定时干扰来激发处理器的频率,以确保性能可靠性。引入了松弛和截止日期漏洞因子的概念,以支持分立时间控制问题的制定。默认应用程序定时使用系统方案方法导出,通过模拟来证明其适用性。另外,所提出的概念在真实的平台上进行说明:应用程序中实现的比例 - 积分 - 差分控制器致动Linux内核的动态电压和频率缩放(DVFS)框架,以有效地回收在运行时注入的时间开销。本文讨论了所提出的性能可靠性方案的响应能力和能量效率。最后,引入了额外的制剂以预测可以通过致动任何处理器的DVF来吸收的定时干扰的上限,并且还验证了对实践的代表性的减少。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号