Classical and Non-classical Transistor Level Fault Injection into FPGAs

摘要

In order to design a fault-tolerant digital system, an analysis of the potential consequences of faults on the application is crucial. An FPGA-based fault injection technique with an accurate transistor fault model is proposed. The main focus of this approach is to reduce the synthesis time and complexity of the partial reconfiguration design.