首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >A compositional model for the functional verification of high-level synthesis results
【24h】

A compositional model for the functional verification of high-level synthesis results

机译:用于高级综合结果功能验证的组成模型

获取原文
获取原文并翻译 | 示例

摘要

High-level synthesis systems, such as Amical, translate a behavioral description to an abstract automaton in which the states are decision and synchronization points, and operations are executed on the state transitions. After the scheduling and allocation of the functional units, the system is modeled as the interconnection of an operative and a control part. To formally verify this synthesis mechanism, we combine a detailed state encoding of the control part with an abstract view of the data part. We only compute the set of reachable states of the control part, and compose functional expressions in the data part. We show that, for each of two corresponding state transitions in the abstract automaton and in the synthesized control part, the expressions computed in the data registers and outputs are equal.
机译:诸如Amical之类的高级综合系统将行为描述转换为抽象自动机,其中状态是决策点和同步点,并且在状态转换上执行操作。在对功能单元进行调度和分配之后,将系统建模为操作部分和控制部分的互连。为了正式验证这种综合机制,我们将控制部分的详细状态编码与数据部分的抽象视图结合在一起。我们仅计算控制部分的可达状态集,并在数据部分中组成函数表达式。我们表明,对于抽象自动机和合成控制部分中两个相应状态转换的每一个,在数据寄存器和输出中计算出的表达式是相等的。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号