首页> 外文期刊>Very Large Scale Integration (VLSI) Systems, IEEE Transactions on >Built-in Self-Detection/Correction Architecture for Motion Estimation Computing Arrays
【24h】

Built-in Self-Detection/Correction Architecture for Motion Estimation Computing Arrays

机译:用于运动估计计算阵列的内置自检测/校正架构

获取原文
获取原文并翻译 | 示例

摘要

This paper develops a built-in self-detection/correction (BISDC) architecture for motion estimation computing arrays (MECAs). Based on the error detection/correction concepts of biresidue codes, any single error in each processing element in an MECA can be effectively detected and corrected online using the proposed BISD and built-in self-correction circuits. Performance analysis and evaluation demonstrate that the proposed BISDC architecture performs well in error detection and correction with minor area overhead and timing penalty.
机译:本文开发了一种用于运动估计计算阵列(MECA)的内置自检测/校正(BISDC)架构。基于双残码的错误检测/纠正概念,可以使用建议的BISD和内置自纠正电路,有效地在线检测和纠正MECA中每个处理元素中的任何单个错误。性能分析和评估表明,所提出的BISDC体系结构在错误检测和纠正方面表现良好,并且具有较小的区域开销和时序损失。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号