首页> 外文期刊>Very Large Scale Integration (VLSI) Systems, IEEE Transactions on >Efficient Statistical Timing Analysis Using Deterministic Cell Delay Models
【24h】

Efficient Statistical Timing Analysis Using Deterministic Cell Delay Models

机译:使用确定性信元延迟模型的有效统计时序分析

获取原文
获取原文并翻译 | 示例

摘要

This brief presents an efficient approach to statistical static timing analysis (STA), which estimates the system delay of statistical STA through deterministic STA. In statistical STA, the system delay is modeled as a function of random variables, so it is commonly expressed as a probability density function (pdf). Therefore, to estimate the system delay of statistical STA through deterministic STA, we must find the relationship between an arbitrary percentile point on the pdf of the system delay and the gate delays used in deterministic STA. However, there is no closed-form equation for an arbitrary percentile point on the pdf of the system delay, we derive an analytic expression for the upper bound of an arbitrary percentile point on the pdf of the system delay. This allows us to obtain the corresponding gate delays that are used to estimate the upper bound of the percentile point on the pdf of the system delay through deterministic STA. Experimental results indicate that the percentile point on the pdf of the system delay obtained with statistical STA is strictly bounded by the upper bound of the percentile point obtained with the proposed method within an average 6% difference range.
机译:本简介提供了一种统计静态时序分析(STA)的有效方法,该方法通过确定性STA估计统计STA的系统延迟。在统计STA中,系统延迟被建模为随机变量的函数,因此通常表示为概率密度函数(pdf)。因此,要通过确定性STA估计统计STA的系统延迟,我们必须找到系统延迟pdf上的任意百分点与确定性STA中使用的门延迟之间的关系。但是,对于系统延迟pdf上的任意百分点,没有封闭形式的方程,我们导出了系统延迟pdf上任意百分点的上限的解析表达式。这使我们能够获得相应的门控延迟,该门控延迟用于通过确定性STA估计系统延迟pdf上百分点的上限。实验结果表明,统计STA所获得的系统延迟pdf上的百分位数严格受限于所提出的方法所获得的百分位数的上限,平均偏差范围为6%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号