首页> 外文期刊>Very Large Scale Integration (VLSI) Systems, IEEE Transactions on >VLSI Design for SVM-Based Speaker Verification System
【24h】

VLSI Design for SVM-Based Speaker Verification System

机译:基于SVM的说话人验证系统的VLSI设计

获取原文
获取原文并翻译 | 示例

摘要

This brief presents the chip implementation of a support vector machine (SVM)-based speaker verification system. The proposed chip comprises a speaker feature extraction (SFE) module, an SVM module, and a decision module. The SFE module performs autocorrelation analysis, linear predictive coefficient (LPC) extraction, and LPC-to-cepstrum conversion. The SVM module includes a Gaussian kernel unit and a scaling unit. The purpose of the Gaussian kernel unit is first to evaluate the kernel value of a test vector and a support vector. Four Gaussian kernel processing elements (GK-PEs) are designed to process four support vectors simultaneously. Each GK-PE is designed in the pipeline fashion and is capable of performing 2-norm and exponential operations. An enhanced CORDIC architecture is proposed to calculate the exponential value. As well as the Gaussian kernel unit, a scaling unit is also developed for use in the SVM module. The scaling unit is used to perform scaling multiplications and the remaining operations of SVM decision value evaluation. Finally, the decision module accumulates the frame scores that are generated by all of the test frames, and then compare it with a threshold to see if the test utterance is spoken by the claimed speaker. This designed chip is characterized by its high speed and its ability to handle a large number of support vectors in the SVM. The prototype chip is a semicustom chip that is fabricated using Taiwan Semiconductor Manufacturing Company 0.90-nm CMOS technology on a die with a size of mm.
机译:本简介介绍了基于支持向量机(SVM)的说话者验证系统的芯片实现。拟议的芯片包括扬声器特征提取(SFE)模块,SVM模块和决策模块。 SFE模块执行自相关分析,线性预测系数(LPC)提取以及LPC到倒谱转换。 SVM模块包括高斯内核单元和缩放单元。高斯核单元的目的是首先评估测试向量和支持向量的核值。四个高斯内核处理元素(GK-PE)被设计为同时处理四个支持向量。每个GK-PE均以流水线方式设计,并且能够执行2范数和指数运算。提出了一种改进的CORDIC架构来计算指数值。除高斯内核单元外,还开发了缩放单元以供在SVM模块中使用。缩放单元用于执行缩放乘法和SVM决策值评估的其余操作。最后,决策模块会累加所有测试帧生成的帧分数,然后将其与阈值进行比较,以查看要求保护的说话者是否说出了测试话语。这种设计的芯片的特点是它的高速和处理SVM中大量支持向量的能力。原型芯片是半定制芯片,使用台湾半导体制造公司的0.90-nm CMOS技术在尺寸为mm的管芯上制造。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号