Method for functional verification of VLSI circuit designs utilizing reusable functional blocks or intellectual property cores

摘要

Computer-assisted apparatus/method functionally verifies circuit design through automatic generation of verification rules from reusable functional block or IP core using logic simulator and input stimuli. Rule base captures set of design states or scenarios.