首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >Efficient Compression-Based Line Buffer Design for Image/Video Processing Circuits
【24h】

Efficient Compression-Based Line Buffer Design for Image/Video Processing Circuits

机译:用于图像/视频处理电路的基于压缩的高效线缓冲器设计

获取原文
获取原文并翻译 | 示例

摘要

Line buffer is a typical and major on-chip memory design architecture for image/video processing circuits. As it usually occupies very large on-chip circuit area, it is of great importance to reduce its hardware cost through efficient architecture design. Data compression is a promising technique to improve the hardware efficiency of line buffer architecture. Nevertheless, the previously proposed data compression technique for line buffer architecture only exploits fixed length code (FLC), which actually has the deficiency on compression performance. Instead, this paper explores to efficiently use variable length code in line buffer architecture. By restricting variable length coding within small compression granularity (CG), the proposed compression algorithm not only significantly improves compression performance but also meets the specific requirements in line buffer architecture design. The simple compression algorithm further enables the efficient and fully pipelined VLSI architecture and circuits. Experimental results demonstrate that the proposed compression algorithm achieves 6.67-dB peak signal-to-noise ratio improvement at the compression ratio of 50% and the CG of 16 pixels, compared with FLC design. The VLSI circuits of the proposed compression can achieve the throughput of 4K x 2K at 60 fps with reasonable hardware cost. The use of the proposed compression technique in line buffer architecture can significantly reduce on-chip memory cost while maintaining satisfactory visual quality.
机译:行缓冲器是图像/视频处理电路的典型且主要的片上存储器设计架构。由于它通常占用很大的片上电路面积,因此通过有效的架构设计来降低其硬件成本非常重要。数据压缩是一种提高行缓冲器架构的硬件效率的有前途的技术。然而,先前提出的用于行缓冲器架构的数据压缩技术仅利用固定长度代码(FLC),这实际上在压缩性能上存在缺陷。取而代之的是,本文探索了在行缓冲区体系结构中有效使用可变长度代码。通过将可变长度编码限制在较小的压缩粒度(CG)范围内,所提出的压缩算法不仅显着提高了压缩性能,还满足了行缓冲区体系结构设计中的特定要求。简单的压缩算法进一步实现了高效且完全流水线化的VLSI架构和电路。实验结果表明,与FLC设计相比,该压缩算法在50%的压缩比和16个像素的CG的情况下可实现6.67 dB的峰值信噪比改善。提出的压缩方式的VLSI电路可以60 fps的速度实现4K x 2K的吞吐量,并且具有合理的硬件成本。在行缓冲器架构中使用建议的压缩技术可以显着降低片上存储器成本,同时保持令人满意的视觉质量。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号