首页> 外文期刊>Microprocessors and microsystems >Logic synthesis and testing techniques for switching nano-crossbar arrays
【24h】

Logic synthesis and testing techniques for switching nano-crossbar arrays

机译:用于切换纳米交叉开关阵列的逻辑综合和测试技术

获取原文
获取原文并翻译 | 示例

摘要

Beyond CMOS, new technologies are emerging to extend electronic systems with features unavailable to silicon-based devices. Emerging technologies provide new logic and interconnection structures for computation, storage and communication that may require new design paradigms, and therefore trigger the development of a new generation of design automation tools. In the last decade, several emerging technologies have been proposed and the time has come for studying new ad-hoc techniques and tools for logic synthesis, physical design and testing. The main goal of this project is developing a complete synthesis and optimization methodology for switching nano-crossbar arrays that leads to the design and construction of an emerging nanocomputer. New models for diode, FET, and four-terminal switch based nanoarrays are developed. The proposed methodology implements logic, arithmetic, and memory elements by considering performance parameters such as area, delay, power dissipation, and reliability. With combination of logic, arithmetic, and memory elements a synchronous state machine (SSM), representation of a computer, is realized. The proposed methodology targets variety of emerging technologies including nanowireanotube crossbar arrays, magnetic switch-based structures, and crossbar memories. The results of this project will be a foundation of nano-crossbar based circuit design techniques and greatly contribute to the construction of emerging computers beyond CMOS. The topic of this project can be considered under the research area of "Emerging Computing Models" or "Computational Nano-electronics", more specifically the design, modeling, and simulation of new nanoscale switches beyond CMOS. (C) 2017 Elsevier B.V. All rights reserved.
机译:除CMOS外,新技术正在涌现,以扩展具有基于硅的设备所不具有的功能的电子系统。新兴技术为可能需要新设计范式的计算,存储和通信提供了新的逻辑和互连结构,因此触发了新一代设计自动化工具的开发。在过去的十年中,已经提出了几种新兴技术,现在是时候研究用于逻辑综合,物理设计和测试的新的临时技术和工具了。该项目的主要目标是开发一种用于切换纳米交叉开关阵列的完整综合和优化方法,从而开发出新兴的纳米计算机。开发了用于二极管,FET和基于四端子开关的纳米阵列的新模型。所提出的方法通过考虑性能参数(例如面积,延迟,功耗和可靠性)来实现逻辑,算术和存储元素。通过逻辑,算术和存储元素的组合,可以实现同步状态机(SSM)(计算机的表示)。拟议的方法针对各种新兴技术,包括纳米线/纳米管交叉开关阵列,基于磁性开关的结构和交叉开关存储器。该项目的结果将成为基于纳米交叉开关的电路设计技术的基础,并为CMOS以外的新兴计算机的建设做出巨大贡献。该项目的主题可以在“新兴计算模型”或“计算纳米电子学”的研究领域内进行考虑,更具体地说,是在CMOS之外的新型纳米级开关的设计,建模和仿真。 (C)2017 Elsevier B.V.保留所有权利。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号