...
首页> 外文期刊>Microelectronic Engineering >Barrier and seed layer coverage in 3D structures with different aspect ratios using sputtering and ALD processes
【24h】

Barrier and seed layer coverage in 3D structures with different aspect ratios using sputtering and ALD processes

机译:使用溅射和ALD工艺在具有不同长宽比的3D结构中覆盖阻挡层和种子层

获取原文
获取原文并翻译 | 示例
           

摘要

Established technologies for the deposition of barrier layers and seed layers for 3D interconnect technology were investigated for their limits of obtaining a continuous and conductive layer in 3D structures. Sputtering, and sputtering coupled with a self-ionized plasma as well as atomic layer deposition, in combination with direct-on-barrier electroplating were used. The diameter of the investigated vias and trenches was scaled from 100 to 5 μm with depths down to 360 μm, covering a large range of aspect ratio up to 29. The deposition technologies were investigated and evaluated by analyzing cross-sections of coated vias with optical microscopy, scanning electron microscopy, and focused ion beam. An aspect ratio technology map is presented that shows the limits of the investigated coating technologies to achieve a continuous conductive surface layer on the wall and bottom of vias and trenches of various aspect ratios. Vias and trenches were successfully coated with a continuous barrier and a copper seed offering electrical continuity for aspect ratios up to 29.
机译:研究了用于3D互连技术的势垒层和种子层沉积的既定技术在获得3D结构中的连续导电层方面的局限性。使用溅射,溅射与自电离等离子体耦合以及原子层沉积,并结合直接在势垒上进行电镀。所研究的通孔和沟槽的直径从100到5μm缩小,深度降至360μm,覆盖了宽高比高达29的大范围。通过对镀膜通孔的横截面进行光学分析来研究和评估沉积技术。显微镜,扫描电子显微镜和聚焦离子束。给出了长宽比技术图,该图显示了所研究的涂层技术的局限性,以在各种长宽比的通孔和沟槽的壁和底部上实现连续的导电表面层。在通孔和沟槽上成功涂覆了连续的阻挡层和铜晶种,从而提供了高达29的纵横比的电气连续性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号