首页> 外文期刊>Journal of circuits, systems and computers >Component Count Reduced, Filter-Less H-Bridge Multilevel Inverter with Series and Parallel Connected Switches
【24h】

Component Count Reduced, Filter-Less H-Bridge Multilevel Inverter with Series and Parallel Connected Switches

机译:组件计数减少,较少的滤波器H桥多电平逆变器,具有串联和并联交换机

获取原文
获取原文并翻译 | 示例

摘要

This paper introduces a new premium multilevel inverter (MLI) topology with cascaded H-Bridge and series-parallel connected switches to synthesize the fundamental sine wave with various levels of voltage. The component count is decreased by reducing the number of power switching devices, optoisolators, voltage gate drivers, snubber and filter circuits. The combination of two power switches and a separated DC (SDC) source is called an SDC module. Five SDC modules are required for a 63-level MLI and six SDC modules are required for a 127-level MLI. In this paper, both a 63-level and a 127-level filter-less single-phase MLIs are deliberated. The switches are controlled by employing a newer pulse width modulation (PWM) technique called periodic reduced digital carrier level shift PWM (PRDCLSPWM). As the number of levels increases to a greater extent, the total harmonic distortion diminishes without the need of filter circuit and the performance level also increases. Comparative analysis of proposed 63-level and 127-level MLIs topology with the conventional and modern topologies has been presented in terms of power switches, gate driver circuit requirement, DC voltage sources and THD limits. PRDCLSPWM scheme is derived and analyzed for the proposed 63-level and 127-level MLIs to eliminate low-order and high-order harmonics. Moreover, the performance of the proposed modulation scheme is compared with the most commonly used schemes. The modeling and simulation are done with MATLAB/SIMULINK 2016a.
机译:本文介绍了一种新的多级逆变器(MLI)拓扑,具有级联H桥和串联平行连接开关,以合成具有各种电压电压的基本正弦波。通过减少电源开关装置,光学器,电压栅极驱动器,缓冲器和滤波器电路的数量来降低组件计数。两个电源开关和分离的DC(SDC)源的组合称为SDC模块。对于63级MLI需要五个SDC模块,127级MLI需要六个SDC模块。在本文中,审议了63级和更少的127级滤波器单相MLI。通过采用称为周期性的减少数字载波电平移位PWM(PRDCLSPWM)的更新脉冲宽度调制(PWM)技术来控制开关。随着水平的数量在更大程度上增加,总谐波失真在不需要滤波器电路的情况下减小,并且性能水平也增加。提出的63级和127级MLIS拓扑的比较分析已经在电源开关,栅极驱动电路要求,直流电压源和THD限制方面提出了常规和现代拓扑。派生和分析PRDCLSPWM方案,为提出的63级和127级MLIS,以消除低阶和高阶谐波。此外,将所提出的调制方案的性能与最常用的方案进行比较。使用Matlab / Simulink 2016a完成建模和仿真。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号