首页> 外文期刊>Journal of Circuits, Systems, and Computers >Error Compensation Techniques for Fixed-Width Array Multiplier Design - A Technical Survey
【24h】

Error Compensation Techniques for Fixed-Width Array Multiplier Design - A Technical Survey

机译:固定宽度阵列乘法器设计的误差补偿技术-技术调查

获取原文
获取原文并翻译 | 示例

摘要

This paper provides a comprehensive review of various error compensation techniques for fixed width multiplier design along with its applications. In this paper, we have studied different error compensation circuits and their complexities in the fixed-width multipliers. Further, we present the experimental results of error metrics, including normalized maximum absolute error (epsilon(max)), normalized mean error (epsilon(mean)) and normalized mean-square error (epsilon(mse)) to evaluate the accuracy of fixed-width multipliers. This survey is intended to serve as a suitable guideline and reference for future work in fixed-width multiplier design and its related research.
机译:本文对固定宽度乘法器设计的各种误差补偿技术及其应用进行了全面综述。在本文中,我们研究了固定宽度乘法器中不同的误差补偿电路及其复杂性。此外,我们提出了误差度量的实验结果,包括归一化的最大绝对误差(epsilon(max)),归一化的平均误差(epsilon(mean))和归一化的均方误差(epsilon(mse)),以评估固定货币的准确性宽度乘数。该调查旨在为定宽乘法器设计及其相关研究的未来工作提供适当的指导和参考。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号