首页> 外文期刊>Japanese journal of applied physics >Formation of Ultra Shallow p~+ Junction in Silicon Using a Combination of Low-Temperature Solid Phase Epitaxy and Non-Melt Double-Pulsed Green Laser Annealing
【24h】

Formation of Ultra Shallow p~+ Junction in Silicon Using a Combination of Low-Temperature Solid Phase Epitaxy and Non-Melt Double-Pulsed Green Laser Annealing

机译:低温固相外延与非熔融双脉冲绿色激光退火相结合形成硅中超浅p〜+ / n结

获取原文
获取原文并翻译 | 示例
       

摘要

MOSFETs scaling-down is an effective way to attain high-performance CMOS operating with lower power and leakage current. However, short channel effects have become a serious problem due to the shortening of channel length. One of the promising methods to suppress this problem is by forming a shallow, highly doped and activated source/drain extension region. Fabricating ultra shallow p~+ junction is difficult due to the channeling of boron ions and anomalous boron diffusion during fabrication processes. A combination of Ge pre-amorphization implantation, low-energy boron implantation and two-step annealing, involving low-temperature solid phase epitaxy preannealing followed by non-melt laser annealing was used for forming ultra shallow p~+ junction in silicon. The physical relationship among the regrowth of implanted layer, boron activation and diffusion, and leakage current is investigated. We have succeeded in forming ultra shallow p+ junction with junction depth of 8 nm and sheet resistance of 920 Ω/□.
机译:MOSFET的按比例缩小是一种以较低的功率和泄漏电流实现高性能CMOS的有效方法。然而,由于沟道长度的缩短,短沟道效应已经成为严重的问题。解决该问题的一种有前途的方法是通过形成浅的,高掺杂的和激活的源极/漏极扩展区。由于在制造过程中硼离子的通道化和异常硼扩散,很难制造超浅的p〜+ / n结。 Ge预非晶化注入,低能硼注入和两步退火相结合,包括低温固相外延预退火,然后进行非熔融激光退火,以在硅中形成超浅的p〜+ / n结。研究了注入层的再生长,硼的活化和扩散以及漏电流之间的物理关系。我们已经成功地形成了结深度为8 nm,薄层电阻为920Ω/□的超浅p + / n结。

著录项

  • 来源
    《Japanese journal of applied physics》 |2013年第2期|026501.1-026501.8|共8页
  • 作者单位

    Department of Electronics and Electrical Engineering, Keio University, Yokohama 223-8522, Japan;

    Department of Electronics and Electrical Engineering, Keio University, Yokohama 223-8522, Japan;

    Department of Electronics and Electrical Engineering, Keio University, Yokohama 223-8522, Japan;

    Department of Electronics and Electrical Engineering, Keio University, Yokohama 223-8522, Japan;

    Department of Electronics and Electrical Engineering, Keio University, Yokohama 223-8522, Japan;

    Department of Electronics and Electrical Engineering, Keio University, Yokohama 223-8522, Japan;

    SEN Corporation, SBS Tower 9F, Setagaya, Tokyo 158-0097, Japan;

    Sumitomo Heavy Industries Ltd., Yokosuka, Kanagawa 237-8555, Japan;

  • 收录信息
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号