首页> 外文期刊>Integration >Retiming contorl logic
【24h】

Retiming contorl logic

机译:重定时控制逻辑

获取原文
获取原文并翻译 | 示例
       

摘要

Retiming is a powerful technique for delay and area optimization that operates by relocating the flip-flops in a circuit. This movement of flip-flops in control logic changes the state enconding of finite state machines, requiring the preservation of initial (reset) states. Unfortunately, traditional retiming algorithms pay no regard to maintaining the initial state. While some work has been carried out on finding a retiming of a circuit with equivalent initial states, it has concentrated on achieving a specified clock period without regard to the number of flip-flops. However, if the number of flip-flops is not explcitly minimized the retimed circuit may have a very large number of flip-flops. This work targests the problem of minimizing hue number of flip-flops in control logic subject to a specifie clock period and with a guarantee of an equivalent initial state.
机译:重定时是一种用于延迟和面积优化的强大技术,它通过在电路中重新放置触发器来进行操作。触发器在控制逻辑中的这种运动改变了有限状态机的状态,需要保留初始(复位)状态。不幸的是,传统的重定时算法没有考虑保持初始状态。尽管已经进行了一些工作来寻找具有相等初始状态的电路重定时,但是它集中在实现指定的时钟周期上,而与触发器的数量无关。然而,如果触发器的数量没有被明显地最小化,则重新定时的电路可能具有非常多的触发器。这项工作使控制逻辑中的触发器的色相数受制于特定的时钟周期并保证了等效初始状态的问题成为了问题。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号