首页> 外文期刊>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences >Analytical Models and Performance Analysis of Instruction Fetch on Superscalar processors
【24h】

Analytical Models and Performance Analysis of Instruction Fetch on Superscalar processors

机译:超标量处理器上指令获取的分析模型和性能分析

获取原文
获取原文并翻译 | 示例

摘要

Cache memories are small fast memories used to temporarily hold the contents of main memory that are likely to be referenced by processors so as to reduce instruction and data access time. In study of cache performance, most of previous works have employed simulation-based methods. However, that kind of researches cannot precisely explain the obtained results. Moreover, when a new processor is designed. Huge simulations must be performed again with several different parameters.
机译:高速缓冲存储器是小型的快速存储器,用于临时保存可能由处理器引用的主存储器内容,以减少指令和数据访问时间。在研究缓存性能时,大多数先前的工作都采用了基于仿真的方法。但是,这种研究不能精确地解释所获得的结果。而且,在设计新处理器时。必须使用几个不同的参数再次执行巨大的仿真。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号