首页> 外文期刊>IEEE Transactions on Signal Processing >A Comparison Between Uplink and Downlink MC-DS-CDMA Sensitivity to Static Timing and Clock Frequency Offsets
【24h】

A Comparison Between Uplink and Downlink MC-DS-CDMA Sensitivity to Static Timing and Clock Frequency Offsets

机译:上行和下行MC-DS-CDMA对静态时序和时钟频率偏移的灵敏度之间的比较

获取原文
获取原文并翻译 | 示例

摘要

We study the effect of fixed timing offsets and clock frequency offsets on the performance of multicarrier direct-sequence CDMA (MC-DS-CDMA) for both uplink and downlink communication, assuming orthogonal spreading sequences and a slowly varying multipath channel. We point out that a constant timing offset does not give rise to performance degradation for neither uplink nor downlink MC-DS-CDMA. We derive simple but accurate approximate expressions that allow us to easily quantify the effect of clock frequency offset and the influence of the different system parameters on the receiver performance in practical situations. Further, we show that for both uplink and downlink MC-DS-CDMA, the performance in the presence of a clock frequency offset rapidly degrades with an increasing number of carriers. It turns out that this degradation is larger in the uplink than in the downlink because the former suffers from a higher level of multiuser interference. For a given maximum relative clock frequency offset, enlarging the spreading factor in a fully loaded system does not affect the downlink degradation but strongly increases the uplink degradation.
机译:我们假设正交扩展序列和缓慢变化的多径信道,研究了上行链路和下行链路通信中固定定时偏移和时钟频率偏移对多载波直接序列CDMA(MC-DS-CDMA)性能的影响。我们指出,对于上行链路和下行链路MC-DS-CDMA,恒定的定时偏移都不会引起性能下降。我们得出简单但准确的近似表达式,使我们可以轻松量化时钟频率偏移的影响以及实际情况下不同系统参数对接收机性能的影响。此外,我们表明,对于上行链路MC-DS-CDMA和下行链路MC-DS-CDMA,在存在时钟频率偏移的情况下,性能随着载波数量的增加而迅速下降。事实证明,这种降级在上行链路中比在下行链路中更大,因为前者遭受更高级别的多用户干扰。对于给定的最大相对时钟频率偏移,增大满载系统中的扩频因子不会影响下行链路降级,但会大大增加上行链路降级。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号