首页> 外文期刊>IEEE Transactions on Semiconductor Manufacturing >Optimization of Photomask Design for Reducing Aberration-Induced Placement Error
【24h】

Optimization of Photomask Design for Reducing Aberration-Induced Placement Error

机译:优化光掩模设计以减少像差引起的放置误差

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

In semiconductor manufacturing, the accurate placement of circuit components ensures the proper functioning of microelectronic circuits. This is often subject to photolithography, an optical technique that transfers circuit patterns from photomasks to silicon wafers. Sources of placement error include aberration and misalignment between different levels, and we focus on the former. Aberration is an optical phenomenon that often degrades imaging system performance. Since aberration differs from one imaging system to another, a photomask design that minimizes the aberration-induced placement error is desired. In this paper, we discuss the optimization process of a general one-dimensional mask pattern under a general illumination condition. The constraint is a known population mean of the root mean square aberrations for the imaging systems under consideration. To apply the theory, we search for the optimal parameters for two common mask designs: alternating phase-shifting masks (PSMs) and attenuated PSMs. The theoretical results are compared with those from a Monte Carlo analysis on a large set of imaging systems. These results are indicative to mask manufacturers and circuit designers of increasing manufacturability of circuits.
机译:在半导体制造中,电路组件的精确放置可确保微电子电路的正常运行。这通常要经过光刻技术,这是一种将电路图案从光掩模转移到硅片的光学技术。放置错误的来源包括不同级别之间的像差和未对齐,我们将重点放在前者上。像差是一种光学现象,通常会降低成像系统的性能。由于像差从一个成像系统到另一个成像系统都不同,因此需要使像差引起的放置误差最小的光掩模设计。在本文中,我们讨论了在一般照明条件下一般一维掩模图案的优化过程。该约束是所考虑的成像系统的均方根像差的已知总体均值。为了应用该理论,我们为两种常见的掩模设计寻找最佳参数:交替相移掩模(PSM)和衰减PSM。将理论结果与来自大量成像系统的蒙特卡洛分析的结果进行了比较。这些结果表明掩模制造商和电路设计人员增加了电路的可制造性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号