首页> 外文期刊>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems >Optimal partitioners and end-case placers for standard-cell layout
【24h】

Optimal partitioners and end-case placers for standard-cell layout

机译:用于标准单元布局的最佳隔板和终端盒放置器

获取原文
获取原文并翻译 | 示例

摘要

We study alternatives to classic Fiduccia-Mattheyses (FM)-based partitioning algorithms in the context of end-case processing for top-down standard-cell placement. While the divide step in the top-down divide and conquer is usually performed heuristically, we observe that optimal solutions can be found for many sufficiently small partitioning instances. Our main motivation is that small partitioning instances frequently contain multiple cells that are larger than the prescribed partitioning tolerance, and that cannot be moved iteratively while preserving the legality of a solution. To sample the suboptimality of FM-based partitioning algorithms, we focus on optimal partitioning and placement algorithms based on either enumeration or branch-and-bound that are invoked for instances below prescribed size thresholds, e.g., >10 cells for placement and >30 cells for partitioning. Such partitioners transparently handle tight balance constraints and uneven cell sizes while typically achieving 40% smaller cuts than best of several FM starts for instances between ten and 50 movable nodes and average degree 2-3. Our branch-and-bound codes incorporate various efficiency improvements, using results for hypergraphs (1993) and a graph-specific algorithm (1996). We achieve considerable speed-ups over single FM starts on such instances on average. Enumeration-based partitioners relying on Gray codes, while easier to implement and taking less time for elementary operations, can only compete with branch-and-bound on very small instances, where optimal placers achieve reasonable performance as well. In the context of a top-down global placer, the right combination of optimal partitioners and placers can achieve up to an average of 10% wirelength reduction and 50% CPU time savings for a set of industry testcases. Our results show that run-time versus quality tradeoffs may be different for small problem instances than for common large benchmarks, resulting in different comparisons of optimization algorithms. We therefore suggest that alternative algorithms be considered and, as an example, present detailed comparisons with the flow-based balanced partitioner heuristic.
机译:我们在针对自上而下的标准单元放置的最终案例处理的背景下,研究了基于经典Fiduccia-Mattheyses(FM)的分区算法的替代方案。尽管通常通过试探法执行自上而下的分而治之的划分步骤,但我们观察到可以为许多足够小的划分实例找到最佳解。我们的主要动机是,小的分区实例经常包含多个大于指定分区容限的单元,并且在保持解决方案合法性的同时不能进行迭代移动。为了采样基于FM的分区算法的次优性,我们关注于基于枚举或分支定界的最优分区和布局算法,这些算法针对低于规定大小阈值的实例调用,例如,> 10个单元用于放置,> 30个单元用于分区。这样的分隔器透明地处理严格的平衡约束和不均匀的单元大小,同时通常实现比几个FM开始中最好的剪切小40%的剪切,例如在10到50个可移动节点之间,平均度数为2-3。我们的分支定界代码使用超图的结果(1993)和特定于图形的算法(1996)结合了各种效率改进。在这种情况下,平均而言,与单个FM启动相比,我们实现了可观的加速。依赖格雷码的基于枚举的分区程序虽然易于实现,并且花费较少的时间进行基本操作,但只能在很小的实例上与分支定界竞争,在最优实例中,最优的布局也可以达到合理的性能。在自上而下的全局布局器的背景下,最佳的分区器和布局器的正确组合可以使一组行业测试用例平均平均减少10%的线长并节省50%的CPU时间。我们的结果表明,对于较小的问题实例,运行时间与质量之间的权衡可能会有所不同,而对于大型基准测试而言,运行时间与质量之间的权衡可能会有所不同,从而导致优化算法的比较有所不同。因此,我们建议考虑替代算法,并举例说明与基于流的平衡分区启发式算法进行详细比较。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号