首页> 外文期刊>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems >Statistical interconnect metrics for physical-design optimization
【24h】

Statistical interconnect metrics for physical-design optimization

机译:统计互连指标,用于物理设计优化

获取原文
获取原文并翻译 | 示例

摘要

In this paper, statistical models for the efficient analysis of interconnect delay and crosstalk noise in the presence of back-end process variations are developed. The proposed models enable closed-form computation of means and variances of interconnect-delay, crosstalk-noise peak, and coupling-induced-delay change for given magnitudes of variation in relevant process parameters, such as linewidth, metal thickness, metal spacing, and interlayer dielectric (ILD) thickness. The proposed approach is based on the observation that if the variations in different physical dimensions are assumed to be independent normal random variables, then the interconnect behavior also tends to have a Gaussian distribution. In the proposed statistical models, delay and noise are expressed directly as functions of changes in physical parameters. This formulation allows us to preserve all correlations and can be very useful in evaluating delay and noise sensitivities due to changes in various physical dimensions. For interconnect-delay computation, the authors express the resistance and capacitance of a line as a linear function of random variables and then use these to compute circuit moments. They show that ignoring higher order terms in the resulting variational moments does not result in a loss of accuracy. Finally, these variability-aware moments are used in known closed-form delay and slew metrics to compute interconnect-delay probability density functions (pdfs). Similarly for coupling noise and dynamic-delay analysis, the authors rely on the linearity (Gaussian) assumption, allowing us to truncate nonlinear terms and express noise and dynamic-delay pdfs as linear functions of variations in relevant geometric dimensions. They compare their approach to SPICE-based Monte Carlo simulations and report the error in mean and standard deviation of interconnect delay to be 1% and 4% on average, respectively.
机译:在本文中,开发了用于在存在后端过程变化的情况下有效分析互连延迟和串扰噪声的统计模型。对于相关工艺参数的给定变化幅度(例如线宽,金属厚度,金属间距和相对应力),拟议模型能够对互连延迟,串扰噪声峰值和耦合感应延迟变化的均值和方差进行闭式计算。层间电介质(ILD)厚度。所提出的方法基于以下观察结果:如果假设不同物理尺寸的变化是独立的正态随机变量,则互连行为也趋向于具有高斯分布。在提出的统计模型中,延迟和噪声直接表示为物理参数变化的函数。该公式使我们能够保留所有相关性,并且由于各种物理尺寸的变化而在评估延迟和噪声敏感度方面非常有用。对于互连延迟计算,作者将线路的电阻和电容表示为随机变量的线性函数,然后使用它们来计算电路矩。他们表明,在产生的变化矩中忽略高阶项不会导致精度损失。最后,这些已知可变性的矩用于已知的闭合形式的延迟和转换指标中,以计算互连延迟概率密度函数(pdfs)。同样,对于耦合噪声和动态延迟分析,作者依赖于线性(高斯)假设,使我们能够截断非线性项,并将噪声和动态延迟pdfs表达为相关几何尺寸变化的线性函数。他们将他们的方法与基于SPICE的蒙特卡洛模拟进行了比较,并报告互连延迟的均值和标准偏差的误差分别平均为1%和4%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号