首页> 外文期刊>IEEE Transactions on Circuits and Systems >An array architecture for fast computation of discrete Hartley transform
【24h】

An array architecture for fast computation of discrete Hartley transform

机译:快速计算离散哈特利变换的阵列架构

获取原文
获取原文并翻译 | 示例

摘要

Fast computation of the discrete Hartley transform (DHT) may be performed by employing a set of linear arrays of Givens rotors. It is shown that the interconnections between the linear arrays can be realized in a regular fashion governed by a permutation cycle that can be determined by simple arithmetic involving a primitive root of the transform length. A suitable implementation of the Givens rotor with add/subtract units and hard-wired shifters is also suggested.
机译:离散Hartley变换(DHT)的快速计算可以通过使用Givens转子的一组线性阵列来执行。示出了线性阵列之间的互连可以以排列周期支配的规则方式实现,该排列周期可以通过涉及变换长度的原始根的简单算法来确定。还建议使用带有加/减单元和硬接线的移位器的Givens转子的合适实现。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号