One-dimensional analytical modeling of the VDMOS transistor taking into account the thermoelectrical interactions

摘要

An analytical one-dimensional thermoelectrical model for the power MOSFET transistor (VDMOS transistor) has been developed and implemented in the Saber circuit simulator. The device temperature becomes an interactive variable during the simulation. The model results in the combination of the electrical model of the device with a thermal network which models the different material layers crossed by the heat flow from the silicon chip to the heatsink (conduction phenomenon), and also takes into account the radiation and convection phenomena. The accuracy of the model is evaluated with electrical and thermal characterizations, and with a validation circuit.