首页> 外文期刊>IEEE transactions on circuits and systems . I , Regular papers >A 12-Bit Dynamic Tracking Algorithm-Based SAR ADC With Real-Time QRS Detection
【24h】

A 12-Bit Dynamic Tracking Algorithm-Based SAR ADC With Real-Time QRS Detection

机译:基于12位动态跟踪算法的SAR ADC,具有实时QRS检测

获取原文
获取原文并翻译 | 示例

摘要

A 12-bit successive approximation register (SAR) ADC based on dynamic tracking algorithm and a real-time QRS-detection algorithm are proposed. The dynamic tracking algorithm features two tracking windows which are adjacent to prediction interval. This algorithm is able to track down the input signal's variation range and automatically adjust the subrange interval and update prediction code. QRS-complex detection algorithm integrates synchronous time sequential ADC and realtime QRS-detector. The chip is fabricated in a standard 0.13 mu m CMOS process with a 0.6 V supply. Measurement results show that proposed ADC exhibits 10.72 effective number of bit (ENOB) and 79.63 dB spur-free dynamic range (SFDR) at 10k Hz sample rate given 41.5 Hz sinusoid input. The DNL and INL are bounded at -0.6/0.62 LSB and -0.67/1.43 LSBs. The ADC achieves FoM of 48 fJ/conversion-step at the best case. Also, the prototype is experimented with ECG signal input and extracts the heart beat signal successfully.
机译:提出了一种基于动态跟踪算法的12位连续近似寄存器(SAR)ADC和实时QRS检测算法。动态跟踪算法具有两个与预测间隔相邻的跟踪窗口。该算法能够跟踪输入信号的变化范围,并自动调整子范围间隔和更新预测码。 QRS复数检测算法集成了同步时间顺序ADC和实时QRS检测器。该芯片以标准的0.13μMCMOS工艺制造,具有0.6V供应。测量结果表明,所提出的ADC表现出10.72有效数量的钻头(ENOB)和79.63dB的无效性动态(SFDR),在41.5 Hz正弦曲线输入的10K Hz样品率下。 DNL和INL界定在-0.6 / 0.62 LSB和-0.67 / 1.43 LSB。 ADC在最佳案例中实现了48 FJ /转换步骤的FOM。此外,原型用ECG信号进行了实验,并成功提取了心跳信号。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号