首页> 外文期刊>Embedded Systems Letters, IEEE >A Novel Processor Architecture With a Hardware Microkernel to Improve the Performance of Task-Based Systems
【24h】

A Novel Processor Architecture With a Hardware Microkernel to Improve the Performance of Task-Based Systems

机译:具有硬件微内核的新型处理器体系结构,可提高基于任务的系统的性能

获取原文
获取原文并翻译 | 示例

摘要

The use of hardware to perform part of central processing unit (CPU) processing functions is a consolidated practice that produces good results in terms of power and performance when applied in embedded systems. This letter describes the changes in the processor architecture to embed the functions of a microkernel to boost the performance of task-based systems. Part of the CPU overhead is caused by the microkernel to run the scheduler algorithm and context switching. Therefore, the microkernel's functions, supported by a single additional internal register bank, were implemented by hardware to work in parallel with the CPU to reduce the task dispatch time. The experimental results show that by using this approach, the performance is virtually independent of the time slice, whereas the conventional approach (software implementation) is degraded by 79% as the time slice decreases.
机译:使用硬件来执行中央处理单元(CPU)处理功能的一部分是一种综合做法,当应用于嵌入式系统时,在功率和性能方面会产生良好的结果。这封信描述了处理器体系结构的变化,以嵌入微内核的功能以提高基于任务的系统的性能。 CPU的部分开销是由微内核运行调度程序算法和上下文切换引起的。因此,由单个附加内部寄存器组支持的微内核功能由硬件实现,可以与CPU并行工作以减少任务分配时间。实验结果表明,使用这种方法,性能实际上与时间片无关,而随着时间片的减少,传统方法(软件实现)的性能降低了79%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号