首页> 外文期刊>Electronics and Communications in Japan. Part 2, Electronics >Reliability of 0.18 μm Gate GaAs-MESFETs Fabricated by i-Line Lithography Process
【24h】

Reliability of 0.18 μm Gate GaAs-MESFETs Fabricated by i-Line Lithography Process

机译:通过i线光刻工艺制造的0.18μm栅GaAs-MESFET的可靠性

获取原文
获取原文并翻译 | 示例
           

摘要

A 0.18-μm GaAs-MESFET fabrication process with low cost and high uniformity was established by means of i-line lithography and ion-implantation technology and high-speed operation of f_T > 100 GHz was achieved. As a result of the investigation of 0.18-μm GaAs-MESFET using the high-temperature accelerated life test, an activation energy of 1.54 eV and mean time to failure (MTTF) of 2.4 x 10~5 hours at a junction temperature of 150 ℃ were obtained. Gate sinking at the interface between the gate metal and GaAs substrate was revealed using the analysis of cross-sectional TEM and EDS. That failure mode is similar to GaAs-MESFET with a gate length of 0.8 μm. The amount of drain current degradation after burn-in test could not be quantitatively explained by the sinking of Ti to the GaAs substrate. We reveal the existence of a complex degradation mechanism related to the impact ionization at the drain access region.
机译:利用i线光刻和离子注入技术建立了低成本,高均匀度的0.18μmGaAs-MESFET制造工艺,并实现了f_T> 100 GHz的高速工作。使用高温加速寿命试验对0.18μmGaAs-MESFET进行研究的结果是,在150℃的结温下,活化能为1.54 eV,平均失效时间(MTTF)为2.4 x 10〜5小时获得了。使用横截面TEM和EDS的分析揭示了栅金属和GaAs衬底之间界面处的栅沉。该故障模式类似于栅极长度为0.8μm的GaAs-MESFET。不能通过Ti下沉到GaAs衬底上来定量地解释老化测试后的漏极电流退化量。我们揭示了一个复杂的降解机制的存在与在排水通道区域的碰撞电离有关。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号