首页> 外文期刊>IEEE Transactions on Electron Devices >A new patterning process concept for large-area transistor circuit fabrication without using an optical mask aligner
【24h】

A new patterning process concept for large-area transistor circuit fabrication without using an optical mask aligner

机译:不使用光学掩模对准器的大面积晶体管电路制造的新构图工艺概念

获取原文
获取原文并翻译 | 示例

摘要

A new concept to produce large thin film transistor liquid crystal displays (TFT-LCD's) without using an optical mask aligner is proposed which emphasizes patterning technology. Some experimental thin film transistors (TFT's) are fabricated according to the concept and operated like conventional transistors fabricated by using an optical mask aligner. The concept includes improvement of printing technology and development of a double-layer resist method. The latter method employs a printed ink pattern and a photoresist. This prevents contamination of thin films by metal impurities which affect electrical characteristics of the TFT's. A special gravure offset printing technology is proposed, composed of a large thixotropy valued UV ink, and a fine, precision etched glass intaglio. The experimental TFT's, with a designed minimum gate length of 10 /spl mu/m, have comparable electric characteristics to those of conventional poly-Si TFT's.
机译:提出了一种不使用光学掩模对准器就能生产大型薄膜晶体管液晶显示器(TFT-LCD)的新概念。根据该概念制造了一些实验性薄膜晶体管(TFT),并且其操作类似于通过使用光学掩模对准器而制造的常规晶体管。该概念包括改进印刷技术和开发双层抗蚀剂方法。后一种方法采用印刷的油墨图案和光刻胶。这样可以防止薄膜受到金属杂质的污染,而金属​​杂质会影响TFT的电特性。提出了一种特殊的凹版胶印技术,该技术由较大的触变性值的UV油墨和精细的精密蚀刻玻璃凹版印刷组成。设计的最小栅极长度为10 / spl mu / m的实验TFT具有与常规多晶硅TFT相当的电特性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号