首页> 外文期刊>IEEE Transactions on Electron Devices >Cost-Effective Schottky-Barrier Diode Array With Ni–Silicidation Accessing Low Power Phase-Change Memory
【24h】

Cost-Effective Schottky-Barrier Diode Array With Ni–Silicidation Accessing Low Power Phase-Change Memory

机译:具有成本效益的具有镍硅化的肖特基势垒二极管阵列,可访问低功率相变存储器

获取原文
获取原文并翻译 | 示例

摘要

A cost-effective fabrication of Schottky-barrier (SB) diode steering element for low power phase-change memory (PCM) application is realized. While superior drivability in conventional PN diode array, SB diode array with 0.0193-$mu{rm m}^{2}~(5F^{rm 2})$, performing higher switching speed, sufficient drive current density of ${sim}{rm 26.30}~{rm mA}/mu{rm m}^{2}$, disturbance immunity, and lower power consumption has been manufactured under 40-nm standard complementary metal oxide semiconductor technology. Simultaneously, different performance specifications, including integration scheme, $J_{rm ON}/{J}_{rm OFF}$ ratio, temperature characteristics, and scalability have been studied in detail and compared in two categories of accessing diode arrays. It manifests that the scaled SB diode array is suitable for full operation of PCM.
机译:实现了一种经济高效的肖特基势垒(SB)二极管转向元件,用于低功率相变存储器(PCM)应用。虽然在传统的PN二极管阵列中具有出色的可驱动性,但具有0.0193- $ mu {rm m} ^ {2}〜(5F ^ {rm 2})$的SB二极管阵列具有更高的开关速度和足够的驱动电流密度$ {sim} {rm 26.30}〜{rm mA} / mu {rm m} ^ {2} $,抗干扰性和较低的功耗已在40 nm标准互补金属氧化物半导体技术下制造。同时,详细研究了不同的性能规格,包括集成方案,$ J_ {rm ON} / {J} _ {rm OFF} $比率,温度特性和可扩展性,并在两类访问二极管阵列中进行了比较。这表明比例缩放的SB二极管阵列适合PCM的全部操作。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号