首页> 外文期刊>IEEE Transactions on Electron Devices >Investigation on Self-Adjust Conductivity Modulation SOI-LIGBT Structure (SCM-LIGBT) for Monolithic High-Voltage IC
【24h】

Investigation on Self-Adjust Conductivity Modulation SOI-LIGBT Structure (SCM-LIGBT) for Monolithic High-Voltage IC

机译:用于单片高压IC的自调节电导率调制SOI-LIGBT结构(SCM-LIGBT)的研究

获取原文
获取原文并翻译 | 示例

摘要

A novel composite device structure named self-adjust conductivity modulation lateral insulated gate bipolar transistor (SCM-LIGBT), including normal LIGBT region (NLT region), the EM-nMOS region (ENM region), and the series diode region (DIO region), is proposed in this paper. By adding the enhanced-mode nMOS region and the series diodes region, the parasitic NPN transistor (NPN) bipolar structure in the normal LIGBT structure can be triggered in on-state and the conductivity modulation is dramatically enhanced, which leads to the improvement on the current capability and the forward voltage. In addition, due to the base voltage of the parasitic NPN bipolar structure in the proposed device can be clamped at the forward threshold of the series diodes, therefore the latch-up issues can be immunized to guarantee the forward-biased safe operating area. Numerous simulations and measurements are presented to investigate the electrical characteristics of the proposed structure. The length of the fabrication SCM-LIGBT is , and the width of the DIO and NLT is 830 , while the width of the ENM is . The results demonstrate that the proposed SCM-LIGBT achieves a high-current capability ( of 2428 A/cm at V, a low on-state voltage drop of 1.15 V at A/cm with its breakdown voltage of 590 V.
机译:一种新型的复合器件结构,称为自调节电导率调制横向绝缘栅双极晶体管(SCM-LIGBT),包括正常LIGBT区域(NLT区域),EM-nMOS区域(ENM区域)和串联二极管区域(DIO区域)本文提出。通过添加增强型nMOS区和串联二极管区,可以在导通状态下触发普通LIGBT结构中的寄生NPN晶体管(NPN)双极结构,并显着增强了电导率调制,从而改善了晶体管的结构。电流能力和正向电压。另外,由于所提出的装置中的寄生NPN双极结构的基极电压可以钳位在串联二极管的正向阈值,因此可以消除闩锁问题,以确保正向偏置的安全工作区域。提出了许多模拟和测量来研究所提出结构的电气特性。制造SCM-LIGBT的长度为,DIO和NLT的宽度为830,而ENM的宽度为。结果表明,提出的SCM-LIGBT实现了高电流能力(V时为2428 A / cm,击穿电压为590 V时在A / cm时的导通状态压降低至1.15 V.

著录项

  • 来源
    《IEEE Transactions on Electron Devices》 |2017年第9期|3762-3767|共6页
  • 作者单位

    National ASIC System Engineering Research Center, Southeast University, Nanjing, China;

    National ASIC System Engineering Research Center, Southeast University, Nanjing, China;

    National ASIC System Engineering Research Center, Southeast University, Nanjing, China;

    National ASIC System Engineering Research Center, Southeast University, Nanjing, China;

    National ASIC System Engineering Research Center, Southeast University, Nanjing, China;

    National ASIC System Engineering Research Center, Southeast University, Nanjing, China;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    Anodes; Conductivity; Modulation; Logic gates; Cathodes; Transistors; Current density;

    机译:阳极;电导率;调制;逻辑门;阴极;晶体管;电流密度;

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号