首页> 外文期刊>Electron Device Letters, IEEE >Device Performance and Reliability Improvement for MOSFETs With $hbox{HfO}_{2}$ Gate Dielectrics Fabricated Using Multideposition Room-Temperature Multiannealing
【24h】

Device Performance and Reliability Improvement for MOSFETs With $hbox{HfO}_{2}$ Gate Dielectrics Fabricated Using Multideposition Room-Temperature Multiannealing

机译:利用$ hbox {HfO} _ {2} $栅极电介质通过多沉积室温多退火工艺制造的MOSFET的器件性能和可靠性提高

获取原文
获取原文并翻译 | 示例
           

摘要

In this letter, a room-temperature multideposition multiannealing (MDMA) technique in ultraviolet ozone (UVO) ambient is applied to metal-gated (TiN) ALD $hbox{HfO}_{2}$ gate dielectric. Compared to the conventional rapid thermal annealing, the nMOSFETs with UVO MDMA show superior properties, in terms of enhanced channel electron mobility, improved immunity to biased temperature instability, and reduced gate dielectric relaxation current. This is explained by the reduction of bulk oxide trap and interface trap density because of healing of oxygen vacancies $(V_{o})$ after UVO MDMA annealing. The novel room-temperature UVO annealing is thus proposed to be a promising technique to enhance the gate stack integrity in a gate-last integration scheme.
机译:在这封信中,在金属臭氧(TiN)ALD $ hbox {HfO} _ {2} $栅极电介质中应用了在紫外线臭氧(UVO)环境中的室温多沉积多退火(MDMA)技术。与传统的快速热退火相比,具有UVO MDMA的nMOSFET在增强沟道电子迁移率,提高对偏置温度不稳定性的抵抗力以及降低栅极介电弛豫电流方面表现出优异的性能。这是由于在UVO MDMA退火后由于氧空位$(V_ {o})$的恢复而导致的本体氧化物陷阱和界面陷阱密度的降低所解释的。因此,提出了一种新颖的室温UVO退火技术,有望在后栅极集成方案中增强栅极堆叠的完整性。

著录项

相似文献

  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号