首页> 外文期刊>Journal of Computer and Communications >Timed Petri Net Models of Shared-Memory Bus-Based Multiprocessors
【24h】

Timed Petri Net Models of Shared-Memory Bus-Based Multiprocessors

机译:基于共享内存总线的多处理器的定时Petri网模型

获取原文
           

摘要

In shared-memory bus-based multiprocessors, when the number of processors grows, the processors spend an increasing amount of time waiting for access to the bus (and shared memory). This contention reduces the performance of processors and imposes a limitation of the number of processors that can be used efficiently in bus-based systems. Since the multi-processor’s performance depends upon many parameters which affect the performance in different ways, timed Petri nets are used to model shared-memory bus-based multiprocessors at the instruction execution level, and the developed models are used to study how the performance of processors changes with the number of processors in the system. The results illustrate very well the restriction on the number of processors imposed by the shared bus. All performance characteristics presented in this paper are obtained by discrete-event simulation of Petri net models.
机译:在基于共享内存总线的多处理器中,当处理器数量增加时,处理器将花费越来越多的时间来等待对总线(和共享内存)的访问。这种争论降低了处理器的性能,并限制了可在基于总线的系统中有效使用的处理器数量。由于多处理器的性能取决于许多以不同方式影响性能的参数,因此在指令执行级别上使用定时Petri网对基于共享内存总线的多处理器进行建模,并使用已开发的模型来研究如何实现处理器随系统中处理器数量的变化而变化。结果很好地说明了共享总线对处理器数量的限制。本文提出的所有性能特征都是通过Petri网模型的离散事件仿真获得的。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号