Static Power Optimization Using Dual Sub-Threshold Supply Voltages in Digital CMOS VLSI Circuits

摘要

Power dissipation in high performance systems requires more expensive packaging. In this situation, low power VLSI design has assumed great importance as an active and rapidly developing field. As the density and operating speed of CMOS VLSI chip increase