Power Reduction in VLSI chips by Optimizing Switching Activity at Test Process, Architecture & Gate Level

摘要

Due to increasing the demand of low power VLSI test process, it is necessary to consider all small factors which affect on total power dissipation. This paper gives the reduction of power by advancement in test pattern generation methods and gives the complete flow of data using switching suppression blocks at architecture and gate level.