首页> 外文期刊>IEEE Transactions on Computers >Enhancing Instruction TLB Resilience to Soft Errors
【24h】

Enhancing Instruction TLB Resilience to Soft Errors

机译:增强指令TLB对软错误的恢复能力

获取原文
获取原文并翻译 | 示例

摘要

A translation lookaside buffer (TLB) is a type of cache used to speed up the virtual to physical memory translation process. Instruction TLBs store virtual page numbers and their related physical page numbers for the last accessed pages of instruction memory. TLBs like other memories suffer soft errors that can corrupt their contents. A false positive due to an error produced in the virtual page number stored in the TLB may lead to a wrong translation and, consequently, the execution of a wrong instruction that can lead to a program hard fault or to data corruption. Parity or error correction codes have been proposed to provide protection for the TLB, but they require additional storage space. This paper presents some schemes to increase the instruction TLB resilience to this type of errors without requiring any extra storage space, by taking advantage of the spatial locality principle that takes place when executing a program.
机译:转换后备缓冲区(TLB)是一种高速缓存,用于加速虚拟到物理内存的转换过程。指令TLB为指令存储器的最后访问页面存储虚拟页号及其相关的物理页号。像其他内存一样,TLB遭受软错误,这些错误可能会破坏其内容。由于存储在TLB中的虚拟页码中产生的错误而导致的误报可能导致错误的转换,并因此导致执行错误的指令,从而可能导致程序硬错误或数据损坏。已经提出了奇偶校验或纠错码来为TLB提供保护,但是它们需要额外的存储空间。本文提出了一些方案,通过利用执行程序时发生的空间局部性原理,来提高指令TLB对这种类型的错误的弹性,而无需任何额外的存储空间。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号