Analysis and Design of Configurable LNAs in Feedback Common-Gate Topologies

Liscidini A.; Martini G.; Mastantuono D.; Castello R.

首页> 外文期刊>IEEE transactions on circuits and systems. II, Express briefs >Analysis and Design of Configurable LNAs in Feedback Common-Gate Topologies

【24h】

Analysis and Design of Configurable LNAs in Feedback Common-Gate Topologies

机译：反馈共栅拓扑中可配置LNA的分析和设计

获取原文

获取原文并翻译 | 示例

开具论文收录证明 >>

页面导航

摘要
著录项
引文网络
相似文献
相关主题

摘要

A unified description of multiple feedback common-gate low-noise amplifiers (LNAs) is presented, providing analytical expressions for gain, noise figure, linearity, and stability conditions. Moreover, from the theory, a new methodology for LNA opti

机译：给出了多反馈共栅低噪声放大器（LNA）的统一描述，提供了增益，噪声系数，线性度和稳定性条件的解析表达式。此外，从理论上讲，LNA优化的新方法

著录项

来源
《IEEE transactions on circuits and systems. II, Express briefs》 |2008年第8期|p.733-737|共5页
作者
Liscidini A.; Martini G.; Mastantuono D.; Castello R.;
展开▼
作者单位

展开▼
收录信息
原文格式 PDF
正文语种 eng
中图分类通信;
关键词
Common gate; feedback amplifier; high linearity; low-noise amplifier (LNA); multiband; multistandard; negative feedback; positive feedback; reconfigurability;

机译：共栅;反馈放大器;高线性度;低噪声放大器（LNA）;多频带;多标准;负反馈;正反馈;可重构性;

相似文献

外文文献
中文文献
专利

1. Analysis, Design, and $X$-Band Implementation of a Self-Biased Active Feedback $G_{m}$ -Boosted Common-Gate CMOS LNA [J] . Ramez Chamas I., Raman S. Microwave Theory and Techniques, IEEE Transactions on . 2009,第3期

机译：自偏置有源反馈$ G_ {m} $-升压共栅CMOS LNA的分析，设计和$ X $带实现
2. New noise cancellation topology in common-gate LNAs [J] . Sabzi M., Kamarei M., Razban T., Microelectronics journal . 2020,第Juna期

机译：公共门LNA中的新噪声消除拓扑
3. Design of Wideband LNAs Using Parallel-to-Series Resonant Matching Network Between Common-Gate and Common-Source Stages [J] . Lo Y.-T., Kiang J.-F. Microwave Theory and Techniques, IEEE Transactions on . 2011,第9期

机译：利用共栅级和共源级之间的并联串联谐振匹配网络设计宽带LNA
4. Design of 3.1-10.6GHz CMOS LNA Based on input matching technique of common-gate topology [C] . Yi-Cheng Chang, Meng-Ting Hsu, Yu-Chang Hsieh International Applied Science and Precision Engineering Conference . 2014

机译：基于共栅拓扑输入匹配技术的3.1-10.6GHz CMOS LNA的设计
5. An 8-PSK receiver using LNA & SRO: Design and mathematical analysis. [D] . Singh, Krishna K. 2015

机译：使用LNA和SRO的8-PSK接收机：设计和数学分析。
6. Analysis and Design of a CMOS Ultra-High-Speed Burst Mode Imager with In-Situ Storage Topology Featuring In-Pixel CDS Amplification [O] . Linkun Wu, David San Segundo Bello, Philippe Coppejans, 2018

机译：具有像素内CDS放大的原位存储拓扑结构的CMOS超高速突发模式成像器的分析和设计
7. A 2.4 GHZ CMOS LNA INPUT MATCHING DESIGN USING RESISTIVE FEEDBACK TOPOLOGY IN 0.13 UM TECHNOLOGY [O] . M.RamanaReddy . 2014

机译：2.4 GHz CMOS LNA输入匹配设计在0.13 UM技术中使用电阻反馈拓扑结构
8. Integrated Logical Topology Design and Traffic Grooming in Re- Configurable WDM Networks [R] . Lee, K. , Sudarsan, L. , Shayman, M. A. 2002

机译：可重构WDm网络中的集成逻辑拓扑设计和流量疏导

Analysis and Design of Configurable LNAs in Feedback Common-Gate Topologies

摘要

著录项

引文网络

相似文献

相关主题

期刊订阅