A Low-Power Implementation of Asynchronous 8051 Employing Adaptive Pipeline Structure

摘要

This paper presents a low-power implementation of the A8051 processor. It employs an adaptive pipeline structure that allows to skip a redundant stage operation and to combine with the neighboring empty stage. The processor has three features to re