首页> 外文期刊>Circuits and Systems II: Express Briefs, IEEE Transactions on >Reconfigurable Stateful nor Gate for Large-Scale Logic-Array Integrations
【24h】

Reconfigurable Stateful nor Gate for Large-Scale Logic-Array Integrations

机译:用于大规模逻辑阵列集成的可重新配置状态或非门

获取原文
获取原文并翻译 | 示例

摘要

This brief presents a stateful logic gate based on memristive devices that functions as high-fan-in nor gates. The proposed logic structure executes multiple implications concurrently in a single step and thus enables fast logic operations reducing the number of pipeline steps. By mapping the logic units to the field-programmable nanowire interconnect fabric, a reconfigurable 2-D logic array for general-purpose functions can be implemented by configuring nanowire crossbar switches.
机译:本简介介绍了一种基于忆阻器件的状态逻辑门,该器件起着高扇入或非门的作用。所提出的逻辑结构在单个步骤中同时执行多个含义,从而实现快速的逻辑运算,从而减少了流水线步骤的数量。通过将逻辑单元映射到现场可编程纳米线互连结构,可以通过配置纳米线交叉开关来实现用于通用功能的可重构2D逻辑阵列。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号